Received: from malur.postgresql.org ([217.196.149.56]) by arkaria.postgresql.org with esmtps (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1syMYj-00GCN3-G3 for pgsql-hackers@arkaria.postgresql.org; Wed, 09 Oct 2024 02:36:17 +0000 Received: from localhost ([127.0.0.1] helo=malur.postgresql.org) by malur.postgresql.org with esmtp (Exim 4.94.2) (envelope-from ) id 1syMYh-00D6GT-2I for pgsql-hackers@arkaria.postgresql.org; Wed, 09 Oct 2024 02:36:15 +0000 Received: from makus.postgresql.org ([2001:4800:3e1:1::229]) by malur.postgresql.org with esmtps (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1syMYg-00D6GL-Os for pgsql-hackers@lists.postgresql.org; Wed, 09 Oct 2024 02:36:14 +0000 Received: from mail-qt1-x82e.google.com ([2607:f8b0:4864:20::82e]) by makus.postgresql.org with esmtps (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256 (Exim 4.94.2) (envelope-from ) id 1syMYa-003EqD-1x for pgsql-hackers@lists.postgresql.org; Wed, 09 Oct 2024 02:36:13 +0000 Received: by mail-qt1-x82e.google.com with SMTP id d75a77b69052e-458311b338eso49331361cf.2 for ; Tue, 08 Oct 2024 19:36:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1728441367; x=1729046167; darn=lists.postgresql.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=FctQWksAkAls9l/U9FO0pZG4M8Zzck5o3MaK4EtHjIU=; b=YwV6cCdCvwRixAITYPJGoRgKDqpW540GWzjy9infc7B6eXzHMoh/KUpLIvzZcfVV70 WJoqdEUstsc2Oy4WGwU1yOxJP7E9OpxmiapVMMZbRnxGTgOO8vrzc6BssK7ptGuE2cC5 fge0W55txhxZWjM/rTjYU4MhcuLzU+79LiUwLpVJBGpo+OG4vWgNvq2o1bd+XZ7u8zLh eNdjNh6qsg3thAqNse0o4jAnBB/6+L0ttTYb2q8EHtZ4U/x7L3pBzyQzYGP2nN+KdzBW 99KnDf1pMLIYYiq7yV5+Hu8HVr/bYEinoR/jB4js/cEDDIOQpDcVXjl9LgWzAUBg/FWZ oSdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728441367; x=1729046167; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=FctQWksAkAls9l/U9FO0pZG4M8Zzck5o3MaK4EtHjIU=; b=QxjoG9spX5qRY0Hn5BA4X8RYwFogeyK7wjA1UBDHpMvPsGAG89m+jzRYx4SEDFLG/k cBLyK3I1v3zFGrbhydHeNFJ8jPj0Q7+li2tgR3kiZcA2d0pXY1X8UWiynkrd8Wbmrguf zZ+dTBpMYTR5hGYSe7t9useeQWjtn8Ja/VOuvLeQvcSMm4eX87knzSwMapyZjsTGPy0d HXnvIUVb00cxz7MdXMN9c7XoGpwnRQH2pqd0YG7R0EVrLOQs4JrSWqfyW1PkATvHaBft VPxXPjN87sr74FqPY8C9SVBVTbJ7RQd5az+tzaicbXa+0ZdHJYF/EoapaavHuxySzbH/ RRDQ== X-Forwarded-Encrypted: i=1; AJvYcCWZzmzKFveLCNo7o5hn4A+k6mduTUrnxN+u7r2FXyN+HVlMZYFa9ctR30+x8DkDW336DHw/ueDClt8h5oGb@lists.postgresql.org X-Gm-Message-State: AOJu0Yym/CwWiVbMvuE2oUwBeSh1VQG9Nx3je5zL/qgWRGT3QI84dYb+ Rkw/CmjhDImcu7g6ot5PtzhPLcClTvSHypEH9DMBgDoL/Me5G+t3 X-Google-Smtp-Source: AGHT+IHAEvIcRIKsgLWzNDqQCeYygq8WY1amObA4xzzjzC/QzBNz5Dg/Q20Q8wPU4YAtTGQi5I9o6g== X-Received: by 2002:ac8:7d83:0:b0:458:4311:f15 with SMTP id d75a77b69052e-45fb0e409eamr12242291cf.44.1728441367078; Tue, 08 Oct 2024 19:36:07 -0700 (PDT) Received: from nathan (162-195-168-172.lightspeed.stlsmo.sbcglobal.net. [162.195.168.172]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-45da74ec328sm42507431cf.32.2024.10.08.19.36.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Oct 2024 19:36:06 -0700 (PDT) Date: Tue, 8 Oct 2024 21:36:03 -0500 From: Nathan Bossart To: Andres Freund Cc: "Devulapalli, Raghuveer" , "Shankaran, Akash" , Tom Lane , David Rowley , Ants Aasma , Alvaro Herrera , "Amonson, Paul D" , Noah Misch , Matthias van de Meent , "pgsql-hackers@lists.postgresql.org" Subject: Re: Popcount optimization using AVX512 Message-ID: References: <20240731004959.6ys24432n6xlgemk@awork3.anarazel.de> <20240731014651.byn3exbu6n5v2yqa@awork3.anarazel.de> <20240731024308.xma56fxidkdydzlo@awork3.anarazel.de> <20240731205254.vfpap7uxwmebqeaf@awork3.anarazel.de> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: List-Id: List-Help: List-Subscribe: List-Post: List-Owner: List-Archive: Archived-At: Precedence: bulk On Wed, Jul 31, 2024 at 04:43:02PM -0500, Nathan Bossart wrote: > On Wed, Jul 31, 2024 at 01:52:54PM -0700, Andres Freund wrote: >> I think we'd be better off enabling architectural features on a per-function >> basis, roughly like this: >> >> [...] >> >> /* FIXME: Should be gated by configure check of -mavx512vpopcntdq -mavx512bw support */ >> pg_enable_target("avx512vpopcntdq,avx512bw") >> uint64_t >> pg_popcount_avx512(const char *buf, int bytes) >> ... > > I remember wondering why the CRC-32C code wasn't already doing something > like this (old compiler versions? non-gcc-like compilers?), and I'm not > sure I ever discovered the reason, so out of an abundance of caution I used > the same approach for AVX-512. If we can convince ourselves that > __attribute__((target("..."))) is standard enough at this point, +1 for > moving to that. I looked into this some more, and found the following: * We added SSE 4.2 CRC support in April 2015 (commit 3dc2d62). gcc support for __attribute__((target("sse4.2"))) was added in 4.9.0 (April 2014). clang support was added in 3.8 (March 2016). * We added ARMv8 CRC support in April 2018 (commit f044d71). gcc support for __attribute__((target("+crc"))) was added in 6.3 (December 2016). I didn't find precisely when clang support was added, but until 16.0.0 (March 2023), including arm_acle.h requires the -march flag [0], and you had to use "crc" (plus sign omitted) as the target [1]. * We added AVX-512 support in April 2024 (commit 792752a). gcc support for __attribute__((target("avx512vpopcntdq,avx512bw"))) was added in 7.1 (May 2017). clang support was added in 5.0.0 (September 2017). However, the "xsave" target was not supported until 9.1 for gcc (May 2019) and 9.0.0 for clang (September 2019), and we need that for our AVX-512 code, too. So, at least for the CRC code, __attribute__((target("..."))) was probably not widely available enough yet when it was first added. Unfortunately, the ARMv8 CRC target support (without -march) is still pretty new, but it might be possible to switch the others to a per-function approach in v18. [0] https://github.com/llvm/llvm-project/commit/30b67c6 [1] https://releases.llvm.org/16.0.0/tools/clang/docs/ReleaseNotes.html#arm-and-aarch64-support -- nathan