pg.ddx.io  pgsql-performance@postgresql.org mailing list archive  
help / color / mirror / Atom feed
From: Alan Stange <stange@rentec.com>
To: mark@mark.mielke.cc
Cc: Donald Courtney <Donald.Courtney@Sun.COM>
Cc: pgsql-performance@postgresql.org
Subject: Re: Caching by Postgres
Date: Wed, 24 Aug 2005 17:09:04 -0400
Message-ID: <430CE1F0.3080205@rentec.com> (raw)
In-Reply-To: <20050824193441.GA13772@mark.mielke.cc>
References: <20050823171045.12112.qmail@web51309.mail.yahoo.com>
	<20050823124323.710a9dd3.frank@wiles.org>
	<430B6DE3.6040109@sun.com>
	<deg68k$16gh$1@news.hub.org>
	<430C7448.7030103@sun.com>
	<20050824173055.GA11788@mark.mielke.cc>
	<430CC0AD.5040400@rentec.com>
	<20050824193441.GA13772@mark.mielke.cc>

mark@mark.mielke.cc wrote:
> On Wed, Aug 24, 2005 at 02:47:09PM -0400, Alan Stange wrote:
>   
>> At least on Sparc processors, v8 and newer, any double precision math 
>> (including longs) is performed with a single instruction, just like for 
>> a 32 bit datum.  Loads and stores of 8 byte datums are also handled via 
>> a single instruction.   The urban myth that 64bit math is 
>> different/better on a 64 bit processor is just that;  yes, some lower 
>> end processors would emulate/trap those instructions but that an 
>> implementation detail, not architecture.
>>     
>
> It isn't an urban myth that 64-bit math on a 64-bit processor is
> faster, at least if done using registers. It definately is faster.
>   
The older 32bit RISC processors do have 64 bit registers, ALUs and 
datapaths, and they are marketed toward high end scientific computing, 
and you're claiming that such a processor is slower than one which has 
the addition of 64 bit pointers added to it?

As an example, an UltraSparc running a 32 bit kernel+application will 
have the same double precision floating point performance as one 
running  a 64bit kernel+application (except for the additional FP 
registers in the 64bit API).  For a function like daxpy, it's the exact 
same hardware running the exact same instructions!  So why do you think 
the performance would be different?

I believe the IBM Power processors also upped everything to double 
precision internally because of some details of the "multiply-add fused" 
instructions.  It's been a few years since I taught H&P to CS 
undergrads, but I'm fairly sure the details are all the same for MIPS 
processors as well. 

-- Alan






view thread (31+ messages)  latest in thread

Message-ID: <430CE1F0.3080205@rentec.com>
Permalink:  ../430CE1F0.3080205@rentec.com/
Also on:    postgresql.org/message-id/430CE1F0.3080205@rentec.com

 · 

reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Reply to all the recipients using the --to and --cc options:
  reply via email

  To: pgsql-performance@postgresql.org
  Cc: stange@rentec.com, mark@mark.mielke.cc, Donald.Courtney@Sun.COM
  Subject: Re: Caching by Postgres
  In-Reply-To: <430CE1F0.3080205@rentec.com>

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

This inbox is served by DDX for PostgreSQL; see mirroring instructions
for how to clone and mirror all data and code used for this inbox